



[illegible]

Fig.3



[illegible]

UNTAGGED PORTBITMAP/SRC PORT NUMBER (BIT0..5)															
U		RES													
30	28	26	24	22	20	18	16	14	12	10	8	6	4	2	0

30	28	26	24	22	20	18	16	14	12	10	8	6	4	2	0
CPU OPCODES									TIME STAMP						

Fig. 6




Fig. 7





Fig. 8






Figure 10

FIG. 11 is a timing diagram showing the sequence of operations for the system. The diagram illustrates the timing of various signals and events, including the search and learning phases, and the resulting hit or update status.




FIG 11




Figure 12




FIG. 13